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Abstract
This paper presents an approach for the design of Glob-
ally Asynchronous Locally Synchronous (GALS) circuits.
The mixed style using asynchronous and synchronous cir-
cuits amalgamates the both styles best features. A lan-
guage for high level specication of circuits is described.
Then, the synthesis method that maps the algorithmic
level specication in a net of GALS circuits is given. The
asynchronous part is highlighted and avoidance of metasta-
bility is described. Finally, the link to existing CAD tools
is given via VHDL.
1. Introduction
Advances in VLSI increese both area and speed of cir-
cuits. Easy handling of such circuits depends on the use of
design automation tools (e.g. High, Register-Transfer and
Logic level synthesis).
Synchronous automatic design tools are widespread and
well-known as ecient methodologies. Correct functional-
ities of a synchronous system depend on the accuracy of
the distribution of clock. Many attention in industry and
academy has been given to the characteristics of the clock
signals [4]. However, as the clock frequency increases, syn-
chronous design becomes more dicult; problems like clock
skew, metastabilty increase dramatically. A large part of
ICs is devoted to clock generation and buering.
A promising alternative is the use of asynchronous de-
sign where the absence of clock solves those problems, and
oers good properties like composability and robustness
[3]. But, asynchronous design have also their drawbacks:
larger area, rarely mature industrial design tools, etc.
A good compromise seems to be the use of synchronous
blocks that communicate by asynchronous techniques.
For a discussion on advantages and disavantages of syn-
chronous, asynchronous and mixed styles, see [5].
The work described here emphasizes the aspects of
synthesis of Globally Asynchronous Locally Synchronous
(GALS) circuits from the high level description language
Signal.
The originality of this approach is that the synthesis
procedure is build upon the properties of the language.
The asynchronous part is built with delay-insensitive ele-
ments [8]. This leads to robustness and composability of
generated circuits.
The following section describes the input language Sig-
nal, and its intermediate form. Then the synthesis
method is described. A particular focus will be made in
the asychronous part design. Then, a prototype using the
Synopsys [1] VHDL synthesis environment is described.
2. The input language
Signal is an equational language for the design of re-
active applications [6]. It is a formally dened language
with a small set of operators.
Signal programs describe relationships between sig-
nals (a signal is a stream of typed values). Every signal
possesses a clock
1
which determines if the signal is present
or absent (?). The Signal kernel is the minimum set of
operators with which we can construct any Signal pro-
gram:
 The usual arithmetic and logic functions
 The $ (delay) operator gives access to the last values
of a signal.
 The under-sampling operator allows conditional ex-
traction of values from a given signal:Y := X when C,
Y is equal to X when the boolean signal C is TRUE.
X : x
1
x
2
? x
3
? x
4
x
5
x
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...
C : F T F F T T ? T ...
Y : ? x
2
? ? ? x
4
? x
6
...
 The default operator allows the deterministic merge
of signals: Z := X default Y, Z merges X and Y with
priority to X when both signals are present.
X : x
1
x
2
? x
3
? ...
Y : y
1
? y
2
? y
3
...
Z : x
1
x
2
y
2
x
3
y
3
...
Other operators have been dened using this kernel that
permit the reduction of programming eort. For example
Y := X cell B is the memory operator that can be coded
using Signal kernel operators[6].
A Dynamic graph (noted DG) is associated with a Sig-
nal program. It describes the dependency of data and the
1
clock is only a logical signal true when a signal is present
and absent otherwise
relationship between clocks. The DG of Signal programs
are generated during the compilation process.
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Fig. 1: Signal internal graph representation
In Fig.1 h
0
is the fastest clock of the sub-system (in
Signal there is no general global clock, the fastest clock
is computed for every system). The clocks h
1
,h
2
and h
3
are sub-samplings of h
0
. This means that if h
0
is absent
then h
1
,h
2
and h
3
are absent. This permits the reduction
of computation frequency. A conditional data dependency
graph is associated with every clock (e.g. G
0
with h
0
).
This graph represents all signals computed as frequently
as the associated clock.
Let look at the following example to give an insight:
C:=(X1+X2 when (A>B)) default(X3*X4 when(A<=B))
If we suppose that the clock of A and B is h (Fig. 2), A
value (a) is read when the clock h is true (idem. for B).
The operation x
1
+ x
2
is done only if h
1
is true (i.e. if
A>B). Moreover, if h is absent we do not need to compute
h
1
and h
2
and their corresponding graphs.
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Fig. 2: An example of dynamic Graph
For a formal denition of dynamic garphs, see [6].
3. Synthesis method
This section presents how we transform the DG into a
net of GALS circuits. By applying some transformations
we produce a new graph (a net of processes that we can
describe in Signal). Ultimately a process on the net will
correspond to an elementary processor (a GALS circuit).
A. Transformations
The synthesis process consists of two transformations:
 Construct a net composed of elements that imple-
ment the Signal operators deterministic merge, sub-
sampling, etc (we note the implemented operators as:
c or, c cell, c when, etc), fork
2
operators, and com-
munication channels, using direct substitution from
DG. This is a direct implementation.
 Partitioning the DG into subgraph containing at most
two dierent clocks. Each subgraph will ultimately
correspond to an elemantary processor.
Formally the two transformations corresponds to a clo-
sure of the graph. The resulting graph is a net of ele-
mentary processors and fork operators connected with
channels synchronized by events (an event is the rising or
falling edge of a signal).
Intuitively, every Signal operator op can be described
as two operations, op
v
and op
h
corresponding to com-
putation of value and clock of the output signal respec-
tively.
c = a op b 
(
c
v
= a op
v
b
c
h
= a op
h
b
(1)
where a  fa
v
; a
h
g, a
v
is the value of a and a
h
repre-
sent its clock (true when a is presnt false otherwise). Note
here that we have substitute the absence by the value false.
To do so, we need a reference clock: the fastest clock of the
net.Clock here refers simply to a sequence of edge triggered
asynchronous \events" and not to a physical synchronous
clock.
Signals in Signal language are replaced by event-
synchronized channels (hand-shake). A signal C, is dened
as follows : fc
v
,c
hv
,c
h
,c
hack
g where c
v
is the value of the
signal C in terms of the Signal language, c
hv
is the value
of the clock of signal C ( i.e. if c
hv
is true than C is present
for the current instant of reference clock c
h
, otherwise it
is absent), c
h
represents the reference clock or the fastest
clock (for this part of the net). It is represented physically
by an event. c
hack
is an acknowledgment that corresponds
to the end of possible computation for the current tick of
c
h
.
So, the opertors are replaced as described in (1), adding
a local conditioning mechanism for the op
v
and op
h
computation, and adding a mechanism for the output ref-
erence clock computation. The signals are replaced by
channels. Finally, the substituted graph is partitioned.
B. Resulting Net
After the two transformations we obtain a net of pro-
cesses (Fig. 3), where data and clock transfer use hand-
shake.
The synthesized subgraph (a process or physically a
processor) is composed of an asynchronous control part
and a synchronous part for the computation of op
v
and
2
fork broadcasts its input signal to a number of outputs
op
h
. The asynchronous part ensures that the computa-
tions are done when necessary . The decision is made dy-
namically (and locally), by considering the values of clock
of input channels with respect to the reference clock and
the position of the element in the net.
For (Fig. 2) example, the asynchronous part of pro-
cessors P1 and P2 (Fig. 3) enable computation in syn-
chronous parts if a
hv
; a
h
; a
v
arrive, and a
hv
is true. More-
over, (a > b) from P1 and (a  b) must be true. If the
computation is not necessary and the result of the oper-
ation is needed for another computation, we send in the
output channel the clock value (hv) false (the value of chan-
nel is not important). Note, that the number of request
and acknowledge signals are reduced (e.g signals from the
same synchronous part of a processor use one request).
A, B, x1,x2,x3,x4
x1 + x2A > B A <= B  x3 * x4
C
h
h1 h2
h3
b {bv, bhv, bh, bacq}
h1={ bhv, bh }
bv= { x1 + x2 if A > B else ~ }
bhv= A > B
bh=ah
.......
........
...............
c {cv, chv, ch, cacq }
h2 = {chv,ch}
cv = {x3 * x4 if A <= B else ~ }
chv = A <= B
ch = ah
Fork
a {av, ahv, ah, aacq }
h={ahv, ah}
a
a
P0
P1 P2
P3
Fig. 3: A transformed Graph
C. Elementary processor
An elementary processor (Fig.4) is composed of: input
channels and output channels and perhaps, a parallel inter-
face using \hand-shake" that permit the implementation
of synchronous procedure call, by sending parameters and
receiving results.
An elementary processor is composed of two parts: a
synchronous part and an asynchronous one. The asyn-
chronous part (implemented with delay-insensitive ele-
ments: select, c-muller, merge, etc [8]) determines when
the processor is supposed to compute its results. This
decision is taken dynamically. The synchronous part exe-
cutes the computation corresponding to the reduced part
of the net.
The synchronous part can be optimized using classical
methods (FSM reduction, hardware sharing, etc).
4. Asynchronous part
The asynchronous part (see Fig. 4) of an elementary
processor enables the execution of operators op
v
and
op
h
corresponding to the computation (associated with
this processor), evaluates the reference clock (signals CH,
CHV), and generates acknowledgments (Aacq, Bacq).
mode
Asynchronous
Part
select
select
C-muller
AHVBHV AACQBACQ
AH BH
select
SHV
end
strat
Synchrnous
Part
Data channels Input
Data channels Outputs
CH
CHVCACQ
Fig. 4: Elementary processor
The decision of enabling the computation takes into ac-
count Ahv, Bhv and position of the processor in the net(
if the processor outputs are not used as input in other
processors optimization on computation frequency is pos-
sible).
The value SHV (Fig. 4) is given by the synchronous
part. It corresponds to the current value of the clock. The
synchronous part is awoken when an event occur in the sig-
nal start. There is an end of the computation (an event
occurs on end) either when SHV is false or all computa-
tions corresponding to the synchronous part are nished.
A. Hand-shaking problems
Our implementation uses a two phases protocol [8]. The
generated architecture must guarantee that a data arrives
before its corresponding request signal. Data used by syn-
chronous part are prepared by preceding processors in the
net (e.g. Fig. 5 ).
The events AH and BH are generated by asynchronous
parts of processors A and B, after their respective syn-
chronous processors ended their computations. Then, the
data must be stable before the asynchronous part of the
processor C generates the computation event.
Without the time corresponding to connections routing
delays, the request events (e.g AH, BH) have a delay:
T = 2T
osc
+ 3T
select
+ T
xor
+ T
c muller
regarding the end of computation of data (T
osc
: delay
of 1 cycle of physical clock oscillator, T
select
: delay of a
select operator ...).
The decision taken by the asynchronous part uses the
hand-shake signals AH, BH and the logical signals AHV
and BHV. The processor C operates correctly if AHV and
BHV are stable before the arrival of the events AH and BH
(request). Any asynchronous part ensures the correct be-
havior (of the hand-shake) because it generates the request
signal H (e.g AH,BH,CH) after the signal HV is stable.
If the routing conditions are not arbitrary, the hand-
shaking operates correctly.
A B
data
AHV
AH
BHV
BH
C
CHV
CH
Fig. 5: A part of a net
B. Metastability problems
The generated architecture being composed of asyn-
chronous and synchronous parts, the question of metasta-
bility may arize. The asynchronous part uses delay-
insensitive operators but the synchronous part uses normal
ip-op. Previous works [5][7] use special ip-op called
Q-modules to handle the interface between synchronous
modules and hand-shake circuits. In the following we de-
scribe how the metastability can be avoided in our case.
There are two possible cases for the generation of CHV
and CH signals:
 No computation is needed: the delay for the compu-
tation of CHV (2) is smaller than the delay needed to
produce the event CH (3).
T
AHtoCHV
= T
or
+ T
and
(2)
T
AHtoCH
= T
c muller
+ 2T
select
+ T
xor
(3)
 Computation is necessary: when the computation
ends the SHV event is stable and CH is produced
afterwards (4), at the time of the request of the syn-
chronous part of elementary process signal end (5).
T
SHV toCHV
= T
and
(4)
T
endtoCH
= T
osc
+ T
select
+ T
xor
(5)
The synchronization between asynchronous and syn-
chronous parts is done by a synchronous automaton that
samples the signal start. To avoid metastability (or more
accurately to minimize it) the sampling is done in the
falling edge of the internal physical clock, while the au-
tomaton is activated on the rising edge.
5. Experimental results
We have synthesized an architecture from a Signal pro-
gram describing a control process (see [9] for a complete
example). The result was described in structural VHDL
and was validated under the VHDL simulation environ-
ment.
Synchronous parts were automatically synthesized by
Synopsys [1], while asynchronous parts were generated sep-
arately. An implementation in the Synopsys and Xilinx
FPGA [2] environments has been achieved (Fig. 6).
6. Conclusion and further works
We propose a general method for the synthesis of GALS
circuits from Signal specication. The synthesis proce-
dure transforms the intermediate form into another graph
representing the implementation in terms of circuits behav-
ior. The synthesis uses the notion of local clock in Signal
which reduces the frequency of computation.
The main advantages are: absence of global clock
(no skew problem), dynamic optimization, and access to
VHDL synthesis tools and Signal environment (oering
possibility for formal proof, simulation, etc). The draw-
back of this approach is the size of the resulting circuit, we
are currently working on the optimization of the synthesis
results.
The complete automatic translation from Signal to
Xilinx FPGA is under development, and in near future
a cell generator for the asynchronous part (in CMOS tech-
nology) will be developed. Moreover, a study is conducted
separately for generating distributed code for parallel ma-
chines using the same partitioning of Signal programs, to
permit Hardware/Software codesign.
Fig. 6: Xilinx implementation of an elementary processor
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